

5. (amended) A semiconductor H-bridge controller of Claim 4 wherein the gating mechanism for each leg is independently controlled.

6. (amended) A digital amplifier comprising:  
a modulation stage for signal shaping; and  
a semiconductor H-bridge controller wherein its outputs consist of three states.

11. (amended) A digital amplifier comprising:  
a modulation stage for signal shaping; and  
a semiconductor H-bridge controller which generates a multi-state output.

12. (amended) The digital amplifier of claim 5, wherein the semiconductor H-bridge controller a multi-state output, includes at least three states.

13. (amended) The digital amplifier of claim 6, wherein the semiconductor H-bridge controller has two output terminals, and the output signal on each terminal is independently controlled.

14. (amended) A digital amplifier, comprising:  
a summation circuit for summing an input signal with a feedback signal, and generating a summed output signal;  
a noise shaping network with an input coupled to the output of the summation circuit and generating a noise shaped signal;

a sampling stage with an input connected to the output of the noise shaping network, and generating a sampled signal, the sampling stage having a predetermined sampling frequency, and generating an output signal with a lower transition rate with respect to the sampling frequency by a predetermined multiple;

Sub  
O-10  
cont

a feedback loop providing the output of the sampling stage coupled directly to the summation circuit; and  
an output stage with inputs connected to the output of the sampling stage and generating an output signal.

15. (amended) The digital amplifier of claim 14, wherein the output stage includes an H-bridge controller.

16. (amended) The digital amplifier of claim 14, wherein the sampling stage further comprises a logic circuit for suppressing sampling of the input signal for a set number of clock cycles of the sampling frequency clock.

17. (amended) The digital amplifier of claim 16, wherein the logic circuit further includes a transition detector for detecting a transition in the output signal.

18. (amended) The digital amplifier of claim 14, wherein the output signal of the sampling stage has a multi-state output, with at least three states.

19. (amended) The digital amplifier of claim 14, wherein the noise shaping network comprises a plurality of integrator stages.

20. (amended) A digital amplifier, comprising:

a summation circuit for summing an input signal with a feedback signal, and generating a summed output signal;

a noise shaping network with an input coupled to the output of the summation circuit and generating a noise shaped signal;

a sampling stage with an input connected to the output of the noise shaping network, and generating an output signal with a multi-state output, with an least three states;

*Sub  
OIP  
conced*

a feedback loop providing the output of the sampling stage coupled directly to the summation circuit; and

an output stage with inputs connected to the output of the sampling stage and generating an output signal.

21. (amended) The digital amplifier of claim 14, wherein the output stage includes a semiconductor H-bridge controller.

*B2  
ant*

22. (unchanged) The digital amplifier of claim 14, wherein the sampling circuit generates an output signal with a lower transition rate with respect to the sampling frequency by a predetermined multiple.

23. (unchanged) The digital amplifier of claim 14, wherein the sampling circuit further comprises a logic circuit for suppressing sampling of the input signal for a set number of clock cycles of the sampling frequency clock.

24. (unchanged) The digital amplifier of claim 17, wherein the logic circuit further comprises a transition detector for detecting a transition in the output signal.

25. (unchanged) The digital amplifier of claim 14, wherein the noise shaping network comprises a plurality of integrator stages.

26. (amended) A semiconductor H-bridge controller which generates a multi-state output, with at least three states.

*D*

27. (amended) The semiconductor H-bridge controller of claim 26, wherein the semiconductor H-bridge controller has two output terminals, and the output signal on each terminal is independently controlled.